Responsibilities include developing and executing characterization plans for High Speed IPs to optimize design parameters and validate electrical compliance, driving corresponding first silicon bring up & debug to qualify designs fabricated at external foundries and performing