Refine Reset All
Recent Searches
clear
Sort by
Relevance
Date Posted
Location
Job Type
Employer/Recruiter
1 – 2 of 2 jobs
Were looking for a hands‐on SoC Design Verification Engineer to drive verification for complex SoC/IP blocks. You will own verification planning, UVM testbench development, test content creation (directed and constrained-random), coverage closure, and debug across block,
Semiconductor Engineering seeks a hands-on SoC Design Verification Engineer to drive verification for complex SoC/IP blocks. You will own verification planning, UVM testbench development, directed and constrained-random test content, coverage closure, and debug across block, subsystem, and
